



# **FDS6680AS** 30V N-Channel PowerTrench® SyncFET<sup>™</sup> **General Description**

The FDS6680AS is designed to replace a single SO-8 MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low R<sub>DS(ON)</sub> and low gate charge. The FDS6680AS includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology. The performance of the FDS6680AS as the low-side switch in a synchronous rectifier is indistinguishable from the performance of the FDS6680 in parallel with a Schottky diode.


## **Applications**


- DC/DC converter
- · Low side notebooks

# **Features**

- 11.5 A, 30 V.  $R_{DS(ON)}$  max= 10.0 m $\Omega$  @  $V_{GS}$  = 10 V  $R_{DS(ON)}$  max= 12.5 m $\Omega$  @  $V_{GS}$  = 4.5 V
- Includes SyncFET Schottky body diode
- Low gate charge (22nC typical)
- High performance trench technology for extremely low R<sub>DS(ON)</sub> and fast switching
- High power and current handling capability







## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	11.5	Α
	- Pulsed		50	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
$T_J, T_{STG}$	Operating and Storage Junction Temperation	ture Range	-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

## Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6680AS	FDS6680AS	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	-	· I	·		·
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	30			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, Referenced to 25°C		26		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			500	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1$ mA	1	1.5	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, Referenced to 25°C		-4		mV/°C
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	$\begin{aligned} &V_{GS} = 10 \text{ V}, & I_D = 11.5 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, & I_D = 9.5 \text{ A} \\ &V_{GS} = 10 \text{ V}, I_D = 11.5 \text{A}, T_J = 125 ^{\circ}\text{C} \end{aligned}$		8.4 10.3 12.3	10.0 12.5 15.5	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	50			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 11.5 \text{ A}$		48		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1240		pF
Coss	Output Capacitance	f = 1.0 MHz		350		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			120		pF
$R_G$	Gate Resistance	$V_{GS} = 15 \text{ mV}, \qquad f = 1.0 \text{ MHz}$		1.4		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time			9	18	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		5	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		27	42	ns
t <sub>f</sub>	Turn-Off Fall Time			11	21	ns
t <sub>d(on)</sub>	Turn-On Delay Time			11	20	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		12	22	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		18	32	ns
t <sub>f</sub>	Turn-Off Fall Time			11	20	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at Vgs=10V			22	30	nC
$Q_g$	Total Gate Charge at Vgs=5V	$V_{DD} = 15 \text{ V},  I_D = 11.5 \text{ A},$		12	16	nC
$Q_{gs}$	Gate-Source Charge			3.5		nC
$Q_{gd}$	Gate-Drain Charge			3.4		nC

Electrical Characteristics		TA = 25°C unless otherwise noted						
Symbol	Parameter	Test Condition	ons	Min	Тур	Max	Unit	
Drain-S	Source Diode Characteristics	and Maximum Ratii	ngs					
Is	Maximum Continuous Drain-Source Diode Forward Current					3.5	Α	
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = 3.5 \text{ A}$ $V_{GS} = 0 \text{ V},  I_S = 7 \text{ A}$	(Note 2) (Note 2)		0.5 0.6	0.7	V	
T <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 11.5A,			18		nS	
Q <sub>rr</sub>	Diode Reverse Recovery Charge	$d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$	(Note 3)		12		nC	

#### Notes

1. R<sub>aJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>aJC</sub> is guaranteed by design while R<sub>aCA</sub> is determined by the user's board design.



a) 50°/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) 105°/W when mounted on a .04 in<sup>2</sup> pad of 2 oz copper



c) 125°/W when mounted on a minimum pad.

- Scale 1 : 1 on letter size paper
- **2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%
- 3. See "SyncFET Schottky body diode characteristics" below.

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics (continued)







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

## Typical Characteristics (continued)

# SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDS6680AS.




Figure 12. FDS6680AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6680).




Figure 13. Non-SyncFET (FDS6680) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

# **Typical Characteristics**



BV<sub>DSS</sub>


V<sub>DS</sub>

V<sub>DD</sub>

V<sub>DD</sub>

Figure 15. Unclamped Inductive Load Test Circuit

Figure 16. Unclamped Inductive Waveforms







Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveform






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ **ACEx®** PDP-SPM™ The Power Franchise® F-PFS™ Power-SPM™ Build it Now™ puwer CorePLUS™ FRFET® PowerTrench® franchise CorePOWER™ Global Power Resource<sup>SM</sup> Programmable Active Droop™ TinvBoost™ QFET®  $CROSSVOLT^{TM}$ Green FPS™ TinyBuck™  $\mathsf{TinyLogic}^{^{\textcircled{\tiny{\$}}}}$ CTL™ QS™ Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ EcoSPARK<sup>®</sup> IntelliMAX™ RapidConfigure™ TinyPower™ EfficentMax™ ISOPLANAR™ Saving our world 1mW at a time™ TinyPWM™ EZSWITCH™ \* MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ MicroFET™ SPM<sup>®</sup> MicroPak™ STEALTH™ airchild<sup>®</sup> **UHC**® MillerDrive™ SuperFET™ Fairchild Semiconductor® Ultra FRFET™ MotionMax™ SuperSOT™-3 UniFET™ FACT Quiet Series™ Motion-SPM™ SuperSOT™-6 SuperSOT™-8 FACT<sup>®</sup> OPTOLOGIC® VCX™  $\mathsf{FAST}^{\mathbb{R}}$ OPTOPLANAR® SuperMOS™ VisualMax™ FastvCore™ SYSTEM ® FlashWriter® \*

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I34